Skip to content

Latest commit

 

History

History
28 lines (17 loc) · 1.27 KB

first.md

File metadata and controls

28 lines (17 loc) · 1.27 KB

First assignment

Short description

The goal of this assignment is to create an ALU and Flip Flop component and then connect the ALU with 3 Flip Flops. This assignment had to be completed only using structural vhdl code. All components of needed to construct the ALU an the Flip Flop such as th ALU operations and the laches also have been constructed using structural code.

Components

  • ALU: Takes 2 16-bit numbers and a 3-bit control signal as inputs and returns the result of the selected operation. It can execute the add, or, sub, and, greater or equal and not operations
  • Flip Flop: A 16-bit positive triggered Flip Flop.

Final product

An ALU that uses the data stored in 2 Flip Flops as inputs and stores its output in another Flip Flop.

Screenshots

the ALU's RTL diagram
the ALU's RTL diagram

the ALU's RTL diagram
the ALU's functional simulation diagram

the flip flop's functional simulation diagram
the flip flop's RTL diagram

the flip flop's functional simulation diagram
the flip flop's functional simulation diagram