Skip to content

Implement interrupts #604

Open
pavelkryukov opened this issue Oct 5, 2018 · 0 comments
Open

Implement interrupts #604

pavelkryukov opened this issue Oct 5, 2018 · 0 comments
Labels
5 Same as 4, but requires good understanding of CPU microarchitecture. enhancement Adds a new feature to simulation. S1 — ISA To solve the issue, you need knowledge about MIPS or RISC-V ISA
Milestone
Run DOOM2 on Nint...

Comments

@pavelkryukov
Copy link
Member

pavelkryukov commented Oct 5, 2018 •
edited
Loading

Blocked by #588.
TBD. I don't understand what to do.
@pavelkryukov pavelkryukov added enhancement Adds a new feature to simulation. 5 Same as 4, but requires good understanding of CPU microarchitecture. S1 — ISA To solve the issue, you need knowledge about MIPS or RISC-V ISA labels Oct 5, 2018
@pavelkryukov pavelkryukov added this to the CEN64 integration milestone Oct 10, 2018
@pavelkryukov pavelkryukov pinned this issue Feb 26, 2019
@pavelkryukov pavelkryukov unpinned this issue May 17, 2019
@pavelkryukov pavelkryukov pinned this issue May 17, 2019
Sign up for free to subscribe to this conversation on GitHub. Already have an account? Sign in.
Assignees
No one assigned
Labels
5 Same as 4, but requires good understanding of CPU microarchitecture. enhancement Adds a new feature to simulation. S1 — ISA To solve the issue, you need knowledge about MIPS or RISC-V ISA
Projects
None yet
Milestone
Run DOOM2 on Nintendo64 model
Development

No branches or pull requests
1 participant
@pavelkryukov