Skip to content
mshahbaz edited this page Oct 10, 2012 · 30 revisions
Name Description Owner Target Release Status
DRAM streaming interface AXI stream to RLDRAM II for queuing TBD
IPv4 Reference Native reimplement/port a native 10G functional IPv4 router M.Shahbaz / G. Antichi 31 October '12
DRAM memory-mapped interface AXI4 to RLDRAM II for data/instruction memory M.Shahbaz 31 October '12
NetFPGA-10G patch for XAPP852 RLDRAM II regression testing M.Shahbaz 31 October '12
Learning CAM switch Native 10G implementation M.Shahbaz / G. Antichi 15 September '12 Released
Simple switch Native 10G implementation Michaela Blott 15 September '12 Released
SRAM Output Queues AXI stream to SRAM for queuing Sam D'Amico 23 July '12 Released
OpenFlow 1.0 running at 10G Tatsuya Yabe 23 July '12 Released
Register System EDK based automated system for generating header/code files M.Shahbaz 23 July '12 Released
1G to 10G wrapper Converts 1G modules to 10G AXI interface M.Shahbaz / G. Antichi 8 May '12 Released
DMA v2.0 Small and quick DMA Mario Flajslik 8 May '12 Released
Fast Flash IO High speed flash read(s)/write(s) using DMA v2.0 M. Shahbaz 8 May '12 Released
Clone this wiki locally