Skip to content

Actions: Silimate/yosys

Build docs artifact with Verific

Actions

Loading...
Loading

Show workflow options

Create status badge

Loading
This workflow was disabled manually.
79 workflow runs
79 workflow runs

Filter by Event

Filter by Status

Filter by Branch

Filter by Actor

Add VHDL support via GHDL call
Build docs artifact with Verific #4: Commit ce95ec1 pushed by akashlevy
September 5, 2024 20:24 1d 3h 4m 23s main
September 5, 2024 20:24 1d 3h 4m 23s
Reduce verbosity
Build docs artifact with Verific #3: Commit bebdb2f pushed by akashlevy
September 5, 2024 07:56 1d 12h 25m 56s main
September 5, 2024 07:56 1d 12h 25m 56s
Add splitcells and splitnets
Build docs artifact with Verific #2: Commit 42dc3f6 pushed by akashlevy
September 5, 2024 04:54 1d 15h 27m 18s main
September 5, 2024 04:54 1d 15h 27m 18s
Merge branch 'YosysHQ:main' into main
Build docs artifact with Verific #1: Commit 120f69e pushed by akashlevy
September 4, 2024 07:02 5h 10m 47s main
September 4, 2024 07:02 5h 10m 47s