Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

In MAX32690, in submodule SPI, in register CTRL2, bitfield SSPOL must be of length 3 #1332

Open
alexkupri-orion opened this issue Jan 24, 2025 · 0 comments

Comments

@alexkupri-orion
Copy link

https://github.com/analogdevicesinc/msdk/blob/main/Libraries/CMSIS/Device/Maxim/MAX32690/Include/max32690.svd#L15462-L15466
Currently, it is of length 8, but it should be of length 3, since all SPI allow up to three slaves (targets) in MAX32690 (me18).
Also this field is of length 8 in the following chips: MAX78000 MAX32680 MAX32675 MAX32672 MAX32670 MAX32662 MAX32650 MAX32655 MAX78002 MAX32690, but none of them supports 8 slaves (targets).

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

No branches or pull requests

1 participant