Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom

[dv, fcov] Look at use of U mode in riscv_mem_intg_error_test #2053

Open
GregAC opened this issue Jun 22, 2023 · 0 comments
Open

[dv, fcov] Look at use of U mode in riscv_mem_intg_error_test #2053

GregAC opened this issue Jun 22, 2023 · 0 comments
Labels
Component:DV Design verification (DV) or testing issue Type:Enhancement Feature requests, enhancements
Milestone
V3

Comments

@GregAC
Copy link
Collaborator

GregAC commented Jun 22, 2023

We're rarely hitting some bins of priv_mode_irq_cross, though associated with internal NMIs seen in U mode (which occur on ECC errors), increasing test iterations does help but doesn't reliably hit them every regression (#2051)

Investigate why and rework the test to more reliably cover everything without excessive iterations.
@GregAC GregAC added Type:Enhancement Feature requests, enhancements Component:DV Design verification (DV) or testing issue labels Jun 22, 2023
@GregAC GregAC added this to the V3 milestone Jun 22, 2023
@GregAC GregAC mentioned this issue Jun 22, 2023
Closed
2 tasks
@GregAC GregAC mentioned this issue Jun 6, 2024
Closed
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Assignees
No one assigned
Labels
Component:DV Design verification (DV) or testing issue Type:Enhancement Feature requests, enhancements
Projects
None yet
Milestone
V3
Development

No branches or pull requests
1 participant
@GregAC