Pipeline bitonic sorter

[satnam6502]

We have a combinational bitonic sorter. A realistic bitonic sorter would be pipelined. One easy way to do this is the make a variant of the two sorter that has registers at its two outputs (i.e. delay). Then this can be provided as the higher order circuit argument. Netlist generation should then use the sequential interface feature.