Skip to content
This repository has been archived by the owner on Nov 1, 2023. It is now read-only.

Hypervisor guard hole #5

Open
fintelia opened this issue Feb 10, 2019 · 4 comments
Open

Hypervisor guard hole #5

fintelia opened this issue Feb 10, 2019 · 4 comments

Comments

@fintelia
Copy link

The current platform spec says that...

On RV64I-based Unix-class systems the negative virtual addresses are reserved for the kernel.

However, at least on x86_64 the memory map includes a "guard hole" reserved for the hypervisor. Is there intended to be a similar cutout in riscv, and if so should that be indicated here?

@ahs3
Copy link
Collaborator

ahs3 commented Sep 21, 2020

Do we know if this issue is being actively discussed -- or better yet, completely decided -- anywhere else in the RISC-V community? This seems like it would be a pretty key decision to be made by virtualization folks.

I'm not seeing a virtualization specific task group, though, but this is the sort of memory map issue the OS will definitely need to know about and should be in the platform spec if not handled elsewhere.

@atishp04
Copy link
Collaborator

atishp04 commented Sep 22, 2020

It was agreed that hypervisor guard hole is not required for RISC-V. Here is the relevant discussions happened last year.

https://lists.riscv.org/g/tech-unixplatformspec-archive/search?q=guard+hole

We can close this issue if nobody else objects it to again.

@sorear
Copy link

sorear commented Sep 22, 2020

That link is not accessible to the general public.

@atishp04
Copy link
Collaborator

The the mailing list is usually available to public. However, this was archived. That's why, it was not available to public.
I can check with you Stephano if there is any more interest about hypervisor guard hole.

AlexGhiti pushed a commit to AlexGhiti/riscv-platform-specs that referenced this issue Jun 15, 2022
Sign up for free to subscribe to this conversation on GitHub. Already have an account? Sign in.
Labels
None yet
Projects
None yet
Development

No branches or pull requests

4 participants