This repository has been archived by the owner on Jul 23, 2021. It is now read-only.
-
Notifications
You must be signed in to change notification settings - Fork 11
/
cCfgSLICE.h
35 lines (30 loc) · 1.45 KB
/
cCfgSLICE.h
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
/******************************************************************************
Copyright 2012 Victor Yurkovsky
This file is part of FPGAsm
FPGAsm is free software: you can redistribute it and/or modify
it under the terms of the GNU General Public License as published by
the Free Software Foundation, either version 3 of the License, or
(at your option) any later version.
FPGAsm is distributed in the hope that it will be useful,
but WITHOUT ANY WARRANTY; without even the implied warranty of
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
GNU General Public License for more details.
You should have received a copy of the GNU General Public License
along with FPGAsm. If not, see <http://www.gnu.org/licenses/>.
******************************************************************************/
#pragma once
/******************************************************************************
cCfgSLICE is a cCollection, a special one containing cfgs of a SLICEL or
a SLICEM. cDynVerilog uses it to create the verilog BELs. We are not creating
this, just casting an existing collection in cDyn
******************************************************************************/
//class cDatum; //global.h always includes cDatumc & Collection.h
class cDyn;
class cCfgSLICE:public cCollection{
private:
cCfgSLICE(){};
~cCfgSLICE(){};
public:
void verilogLoc(FILE*fout,cDatum*loc);
void verilog(FILE*fout,cDyn* dyn);
};