New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom

Export / import #227

Open

sylefeb opened this issue Jul 20, 2022 · 0 comments

Assignees

Labels

Owner

sylefeb commented Jul 20, 2022

Due to the way Verilog inputs/outputs are written by Silice, and limitations of the import, Silice cannot directly re-import the modules it exports.

sylefeb added bug enhancement labels

sylefeb self-assigned this

sylefeb removed the bug label

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment