Skip to content

ZCMT Extension for Code-Size Reduction in CVA6 #110

ZCMT Extension for Code-Size Reduction in CVA6

ZCMT Extension for Code-Size Reduction in CVA6 #110

Triggered via pull request November 22, 2024 14:52
@farhan-108farhan-108
synchronize #22
Status Success
Total duration 45m 24s
Artifacts

verible.yml

on: pull_request_target
Fit to window
Zoom out
Zoom in

Annotations

2 warnings
format: core/id_stage.sv#L122
[verible-verilog-format] reported by reviewdog 🐶 Raw Output: core/id_stage.sv:122:- logic [CVA6Cfg.NrIssuePorts-1:0] is_macro_instr_i; core/id_stage.sv:123:- logic stall_instr_fetch; core/id_stage.sv:124:- logic stall_macro_deco; core/id_stage.sv:125:- logic is_last_macro_instr_o; core/id_stage.sv:126:- logic is_double_rd_macro_instr_o; core/id_stage.sv:127:- logic [CVA6Cfg.NrIssuePorts-1:0] is_zcmt_instr_i; core/id_stage.sv:128:- branchpredict_sbe_t branch_predict; core/id_stage.sv:129:- logic is_zcmt; core/id_stage.sv:122:+ logic [CVA6Cfg.NrIssuePorts-1:0] is_macro_instr_i; core/id_stage.sv:123:+ logic stall_instr_fetch; core/id_stage.sv:124:+ logic stall_macro_deco; core/id_stage.sv:125:+ logic is_last_macro_instr_o; core/id_stage.sv:126:+ logic is_double_rd_macro_instr_o; core/id_stage.sv:127:+ logic [CVA6Cfg.NrIssuePorts-1:0] is_zcmt_instr_i; core/id_stage.sv:128:+ branchpredict_sbe_t branch_predict; core/id_stage.sv:129:+ logic is_zcmt;
format
The following actions use a deprecated Node.js version and will be forced to run on node20: actions/checkout@v3. For more info: https://github.blog/changelog/2024-03-07-github-actions-all-actions-will-run-on-node20-instead-of-node16-by-default/