Skip to content
This repository has been archived by the owner on Oct 5, 2024. It is now read-only.

Commit

Permalink
Added D2 STRIPE indicator to PCB
Browse files Browse the repository at this point in the history
  • Loading branch information
stuartpittaway committed Mar 16, 2021
1 parent e454be6 commit a509988
Show file tree
Hide file tree
Showing 22 changed files with 51,852 additions and 731 deletions.
2 changes: 1 addition & 1 deletion ModuleV440/ModuleV440.csv
Original file line number Diff line number Diff line change
@@ -1,5 +1,5 @@
"Source:","E:\source\diyBMSv4\ModuleV440\ModuleV440.sch"
"Date:","11/03/2021 18:31:06"
"Date:","16/03/2021 13:47:03"
"Tool:","Eeschema (5.1.5)-3"
"Generator:","C:\Program Files\KiCad\bin\scripting\plugins/bom_csv_grouped_by_value.py"
"Component Count:","42"
Expand Down
37 changes: 20 additions & 17 deletions ModuleV440/ModuleV440.kicad_pcb
Original file line number Diff line number Diff line change
Expand Up @@ -2,7 +2,7 @@

(general
(thickness 1.6)
(drawings 46)
(drawings 47)
(tracks 379)
(zones 0)
(modules 45)
Expand All @@ -12,7 +12,7 @@
(page A4)
(layers
(0 F.Cu signal)
(31 B.Cu signal)
(31 B.Cu signal hide)
(32 B.Adhes user hide)
(33 F.Adhes user hide)
(34 B.Paste user hide)
Expand Down Expand Up @@ -614,7 +614,7 @@
(descr "JST PH series connector, S2B-PH-K (http://www.jst-mfg.com/product/pdf/eng/ePH.pdf), generated with kicad-footprint-generator")
(tags "connector JST PH top entry")
(path /5BF5891C)
(fp_text reference RX1 (at 1 -2.55) (layer F.SilkS)
(fp_text reference RX1 (at 1.8 -2.53) (layer F.SilkS)
(effects (font (size 1 1) (thickness 0.15)))
)
(fp_text value "RX Connector" (at 1 7.45) (layer F.Fab)
Expand Down Expand Up @@ -1082,7 +1082,7 @@
(tags resistor)
(path /5BF1E307)
(attr smd)
(fp_text reference R5 (at -2.625 -0.05) (layer F.SilkS)
(fp_text reference R5 (at -2.675 0.68) (layer F.SilkS)
(effects (font (size 1 1) (thickness 0.15)))
)
(fp_text value 220OHMS (at -3.985 -0.03) (layer F.Fab)
Expand Down Expand Up @@ -1504,7 +1504,7 @@
(tags SOT-23)
(path /5D1FB1C3)
(attr smd)
(fp_text reference D1 (at 1.11 -2.68 180) (layer F.SilkS)
(fp_text reference D1 (at 2.3 1.55 180) (layer F.SilkS)
(effects (font (size 1 1) (thickness 0.15)))
)
(fp_text value AZ432ANTR-E1 (at 0.08 8.17 180) (layer F.Fab)
Expand Down Expand Up @@ -1581,7 +1581,7 @@
(tags capacitor)
(path /5E5CDAE4)
(attr smd)
(fp_text reference C4 (at -0.975 -1.575) (layer F.SilkS)
(fp_text reference C4 (at 0.195 -1.595) (layer F.SilkS)
(effects (font (size 1 1) (thickness 0.15)))
)
(fp_text value 22pF (at 0.175 -1.645) (layer F.Fab)
Expand Down Expand Up @@ -1774,7 +1774,7 @@
(tags "SMD SMT crystal")
(path /5E5E68B4)
(attr smd)
(fp_text reference Y1 (at 1.38 -2.375) (layer F.SilkS)
(fp_text reference Y1 (at 0.03 -2.395) (layer F.SilkS)
(effects (font (size 0.7 0.7) (thickness 0.15)))
)
(fp_text value "8MHZ Ceramic Resonator" (at 22.6 2.315) (layer F.Fab)
Expand Down Expand Up @@ -1954,6 +1954,9 @@
)
)

(gr_text <STRIPE (at 126.6476 91.7176 90) (layer F.SilkS) (tstamp 6050B62E)
(effects (font (size 1 1) (thickness 0.15) italic))
)
(gr_text "©2019-2021\nStuart Pittaway" (at 109.6176 87.3376) (layer B.SilkS) (tstamp 5BF98E96)
(effects (font (size 1.2 1.2) (thickness 0.3)) (justify mirror))
)
Expand Down Expand Up @@ -2030,8 +2033,8 @@
(gr_text "DO NOT SHORT CIRCUIT\nDO NOT REVERSE POLARITY\nDO NOT CONNECT RX to RX\nDO NOT CONNECT TX to TX" (at 113.1176 79.0376) (layer B.SilkS) (tstamp 5EA9622B)
(effects (font (size 1 1) (thickness 0.15)) (justify mirror))
)
(gr_text "11 Mar 2021" (at 113.0676 49.1626) (layer B.SilkS) (tstamp 5C2BB1AB)
(effects (font (size 1 1) (thickness 0.2)) (justify right mirror))
(gr_text "16 Mar 2021" (at 109.6676 49.4276) (layer B.SilkS) (tstamp 5C2BB1AB)
(effects (font (size 1.5 1.5) (thickness 0.2)) (justify right mirror))
)
(gr_text 1 (at 103.8476 62.2476 270) (layer F.SilkS) (tstamp 5BFC47A6)
(effects (font (size 1 1) (thickness 0.2)))
Expand All @@ -2042,7 +2045,7 @@
(gr_text github.com/stuartpittaway/diyBMSv4 (at 124.8676 71.6876 90) (layer B.SilkS) (tstamp 5BF98EB5)
(effects (font (size 1.2 1.2) (thickness 0.2)) (justify mirror))
)
(gr_text "DIYBMS v4.4" (at 130.0076 93.1876) (layer F.SilkS) (tstamp 5E9CAA6B)
(gr_text "DIYBMS v4.4" (at 121.5076 91.9676) (layer F.SilkS) (tstamp 5E9CAA6B)
(effects (font (size 1.5 1.5) (thickness 0.35)) (justify right))
)
(dimension 30 (width 0.3) (layer F.SilkS) (tstamp 5CB876C1)
Expand Down Expand Up @@ -2090,14 +2093,14 @@
(via (at 127.2876 76.0176) (size 0.8) (drill 0.4) (layers F.Cu B.Cu) (net 1) (tstamp 5F8C7E07))
(via (at 129.6576 74.8276) (size 0.8) (drill 0.4) (layers F.Cu B.Cu) (net 1) (tstamp 5F8C7E09))
(via (at 128.0926 89.7876) (size 0.8) (drill 0.4) (layers F.Cu B.Cu) (net 1) (tstamp 5F8C85EB))
(via (at 127.0676 89.7876) (size 0.8) (drill 0.4) (layers F.Cu B.Cu) (net 1) (tstamp 5F8C85EC))
(via (at 128.0776 90.7976) (size 0.8) (drill 0.4) (layers F.Cu B.Cu) (net 1) (tstamp 5F8C85EC))
(via (at 129.1176 89.7876) (size 0.8) (drill 0.4) (layers F.Cu B.Cu) (net 1) (tstamp 5F8C85ED))
(segment (start 106.0301 95.8001) (end 106.0426 95.7876) (width 0.5) (layer F.Cu) (net 1) (status 30))
(segment (start 106.0301 97.8876) (end 106.0301 95.8001) (width 0.5) (layer F.Cu) (net 1) (status 30))
(via (at 108.8176 92.7126) (size 0.8) (drill 0.4) (layers F.Cu B.Cu) (net 1) (tstamp 60162F2B))
(via (at 109.9176 92.7126) (size 0.8) (drill 0.4) (layers F.Cu B.Cu) (net 1) (tstamp 60162F2C))
(via (at 111.0176 92.7126) (size 0.8) (drill 0.4) (layers F.Cu B.Cu) (net 1) (tstamp 60162F2D))
(via (at 112.1676 92.7126) (size 0.8) (drill 0.4) (layers F.Cu B.Cu) (net 1) (tstamp 60162F32))
(via (at 108.0076 93.3326) (size 0.8) (drill 0.4) (layers F.Cu B.Cu) (net 1) (tstamp 60162F2B))
(via (at 109.1076 93.3326) (size 0.8) (drill 0.4) (layers F.Cu B.Cu) (net 1) (tstamp 60162F2C))
(via (at 110.2076 93.3326) (size 0.8) (drill 0.4) (layers F.Cu B.Cu) (net 1) (tstamp 60162F2D))
(via (at 111.3576 93.3326) (size 0.8) (drill 0.4) (layers F.Cu B.Cu) (net 1) (tstamp 60162F32))
(segment (start 105.5801 55.6876) (end 105.5801 57.7126) (width 0.3) (layer F.Cu) (net 1) (status 30))
(via (at 118.8176 95.4526) (size 0.8) (drill 0.4) (layers F.Cu B.Cu) (net 1) (tstamp 60167375))
(via (at 120.0926 96.4326) (size 0.8) (drill 0.4) (layers F.Cu B.Cu) (net 1) (tstamp 6016739B))
Expand Down Expand Up @@ -2461,7 +2464,7 @@
)
)
)
(zone (net 1) (net_name GND) (layer B.Cu) (tstamp 604A4F77) (hatch edge 0.508)
(zone (net 1) (net_name GND) (layer B.Cu) (tstamp 6050BA6A) (hatch edge 0.508)
(connect_pads (clearance 0.508))
(min_thickness 0.254)
(fill yes (arc_segments 16) (thermal_gap 0.508) (thermal_bridge_width 0.7) (smoothing chamfer) (radius 2))
Expand Down Expand Up @@ -2715,7 +2718,7 @@
)
)
)
(zone (net 1) (net_name GND) (layer F.Cu) (tstamp 604A4F74) (hatch edge 0.508)
(zone (net 1) (net_name GND) (layer F.Cu) (tstamp 6050BA67) (hatch edge 0.508)
(connect_pads (clearance 0.508))
(min_thickness 0.254)
(fill yes (arc_segments 16) (thermal_gap 0.508) (thermal_bridge_width 0.7) (smoothing chamfer) (radius 2))
Expand Down
Binary file modified ModuleV440/ModuleV440.png
Loading
Sorry, something went wrong. Reload?
Sorry, we cannot display this file.
Sorry, this file is invalid so it cannot be displayed.
2 changes: 1 addition & 1 deletion ModuleV440/ModuleV440.xml
Original file line number Diff line number Diff line change
Expand Up @@ -2,7 +2,7 @@
<export version="D">
<design>
<source>E:\source\diyBMSv4\ModuleV440\ModuleV440.sch</source>
<date>11/03/2021 18:31:06</date>
<date>16/03/2021 13:47:03</date>
<tool>Eeschema (5.1.5)-3</tool>
<sheet number="1" name="/" tstamps="/">
<title_block>
Expand Down
Binary file modified ModuleV440/back.png
Loading
Sorry, something went wrong. Reload?
Sorry, we cannot display this file.
Sorry, this file is invalid so it cannot be displayed.
Loading

0 comments on commit a509988

Please sign in to comment.