Hardware Accelerator/ Computer Architecture/ FPGA
-
Fudan University
- Shanghai, China
Popular repositories Loading
-
Deep-Neural-Network-Inverse-Design-of-Integrated-Photonic-Power-Splitters
Deep-Neural-Network-Inverse-Design-of-Integrated-Photonic-Power-Splitters Public -
Multiple_color_recognition
Multiple_color_recognition PublicMultiple object recognition positioning, color-based.
Verilog
-
-
SimpleRISCVCPU
SimpleRISCVCPU PublicThe single cycle and five stage pipeline RISC-V CPU supporting forwarding, hazard handling.
SystemVerilog
-
Something went wrong, please refresh the page to try again.
If the problem persists, check the GitHub status page or contact support.
If the problem persists, check the GitHub status page or contact support.