Skip to content
View MoonisAmir10's full-sized avatar

Highlights

  • Pro

Block or report MoonisAmir10

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. Classical-5-stage-pipelined-RISCV-Processor-In-Verilog Classical-5-stage-pipelined-RISCV-Processor-In-Verilog Public

    This project is an implementation of a single core RISCV processor in verilog

    Verilog 2 1

  2. Temperature-Sensor-Using-AVR-ATmega Temperature-Sensor-Using-AVR-ATmega Public

    This project is about implementing a temperature sensing unit using AVR ATmega16A microcontroller, and a simple machine learning algorithm to calibrate it

    C

  3. RapidSilicon-Internship-Lab-Work RapidSilicon-Internship-Lab-Work Public

    Verilog