Skip to content

timing(LoadUnit): adjust rar/raw query valid generate logic #137

timing(LoadUnit): adjust rar/raw query valid generate logic

timing(LoadUnit): adjust rar/raw query valid generate logic #137

Triggered via pull request January 22, 2025 06:14
Status Success
Total duration 14m 17s
Artifacts 2

artifacts.yml

on: pull_request
Upload Artifacts
14m 9s
Upload Artifacts
Fit to window
Zoom out
Zoom in

Annotations

1 warning
Upload Artifacts
ubuntu-latest pipelines will use ubuntu-24.04 soon. For more details, see https://github.com/actions/runner-images/issues/10636

Artifacts

Produced during runtime
Name Size
xs-issue-b-difftest-verilog
12.1 MB
xsgen
106 MB