Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

palladium.mk: rename RELEASE_WITH_ASSERT to SYNTHESIS #263

Merged
merged 1 commit into from
Jan 22, 2024

Conversation

klin02
Copy link
Member

@klin02 klin02 commented Jan 22, 2024

We will generate same verilog code for both SYNTHESIS/no-SYNTHESIS version.
It should be more simple and clear.

Command may be as follows:
In XiangShan/Nutshell/Other Design:

Build:
make sim-verilog PLDM=1 WITH_CHISELDB=0 WITH_CONSTANTIN=0 MFC=1
make pldm-build SYNTHESIS=1 (no-diff) || make pldm-build (with-diff)

To add extra Macros, we can pass PLDM_EXTRA_MACRO="+define+xxx +define+yyy"

Run:
make pldm-run/pldm-debug SYNTHESIS=1 (no-diff) || make pldm-run/pldm-debug (with-diff)

To add extra running args, we can pass PLDM_EXTRA_ARGS="+workload=../../ready-to-run/microbench.bin +diff=../../ready-to-run/riscv64-nemu-interpreter-so". Note that relative paths should be based on build/pldm-compile

We will generate same verilog code for both SYNTHESIS/no-SYNTHESIS
version. It should be more simple and clear.
@klin02 klin02 requested a review from poemonsense January 22, 2024 03:22
@klin02 klin02 merged commit f63f678 into OpenXiangShan:master Jan 22, 2024
3 checks passed
pxk27 pushed a commit to pxk27/difftest that referenced this pull request Jan 30, 2024
)

We will generate same verilog code for both SYNTHESIS/no-SYNTHESIS
version. It should be more simple and clear.
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

2 participants