palladium.mk: rename RELEASE_WITH_ASSERT to SYNTHESIS #263
Add this suggestion to a batch that can be applied as a single commit.
This suggestion is invalid because no changes were made to the code.
Suggestions cannot be applied while the pull request is closed.
Suggestions cannot be applied while viewing a subset of changes.
Only one suggestion per line can be applied in a batch.
Add this suggestion to a batch that can be applied as a single commit.
Applying suggestions on deleted lines is not supported.
You must change the existing code in this line in order to create a valid suggestion.
Outdated suggestions cannot be applied.
This suggestion has been applied or marked resolved.
Suggestions cannot be applied from pending reviews.
Suggestions cannot be applied on multi-line comments.
Suggestions cannot be applied while the pull request is queued to merge.
Suggestion cannot be applied right now. Please check back later.
We will generate same verilog code for both SYNTHESIS/no-SYNTHESIS version.
It should be more simple and clear.
Command may be as follows:
In XiangShan/Nutshell/Other Design:
Build:
make sim-verilog PLDM=1 WITH_CHISELDB=0 WITH_CONSTANTIN=0 MFC=1
make pldm-build SYNTHESIS=1 (no-diff) || make pldm-build (with-diff)
To add extra Macros, we can pass PLDM_EXTRA_MACRO="+define+xxx +define+yyy"
Run:
make pldm-run/pldm-debug SYNTHESIS=1 (no-diff) || make pldm-run/pldm-debug (with-diff)
To add extra running args, we can pass PLDM_EXTRA_ARGS="+workload=../../ready-to-run/microbench.bin +diff=../../ready-to-run/riscv64-nemu-interpreter-so". Note that relative paths should be based on build/pldm-compile