Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

v0.9.0 #55

Draft
wants to merge 17 commits into
base: main
Choose a base branch
from
Draft

v0.9.0 #55

wants to merge 17 commits into from

Conversation

Paebbels
Copy link
Owner

@Paebbels Paebbels commented Jun 20, 2023

@codecov
Copy link

codecov bot commented Jun 20, 2023

Codecov Report

Merging #55 (0ef712e) into main (53376d9) will increase coverage by 0.06%.
Report is 3 commits behind head on main.
The diff coverage is 45.99%.

❗ Current head 0ef712e differs from pull request most recent head d762084. Consider uploading reports for the commit d762084 to get more accurate results

@@            Coverage Diff             @@
##             main      #55      +/-   ##
==========================================
+ Coverage   12.39%   12.46%   +0.06%     
==========================================
  Files         122      121       -1     
  Lines       33006    33031      +25     
  Branches     4923     4935      +12     
==========================================
+ Hits         4090     4116      +26     
+ Misses      28662    28661       -1     
  Partials      254      254              
Flag Coverage Δ
unittests 12.46% <45.99%> (+0.06%) ⬆️

Flags with carried forward coverage won't be shown. Click here to find out more.

Files Changed Coverage Δ
pyVHDLParser/ANTLR4/__init__.py 0.00% <0.00%> (ø)
pyVHDLParser/Blocks/Assignment/SignalAssignment.py 0.00% <0.00%> (ø)
...VHDLParser/Blocks/Assignment/VariableAssignment.py 0.00% <0.00%> (ø)
...HDLParser/Blocks/Attribute/AttributeDeclaration.py 0.00% <0.00%> (ø)
...LParser/Blocks/Attribute/AttributeSpecification.py 0.00% <0.00%> (ø)
pyVHDLParser/Blocks/Comment.py 0.00% <0.00%> (ø)
pyVHDLParser/Blocks/ControlStructure/WhileLoop.py 0.00% <0.00%> (ø)
pyVHDLParser/Blocks/Generate/CaseGenerate.py 0.00% <0.00%> (ø)
pyVHDLParser/Blocks/Generate/ForGenerate.py 0.00% <0.00%> (ø)
pyVHDLParser/Blocks/Generate/IfGenerate.py 0.00% <0.00%> (ø)
... and 73 more

... and 1 file with indirect coverage changes

📣 We’re building smart automated test selection to slash your CI/CD build times. Learn more

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

'range not supported? Clk'event
1 participant