[CODE SHARING] Ravil/sched inst #611
Draft
Conversation
This file contains bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
…structure
- Copied scheduler from MatmulLoopPipeline (much could be consolidated)
- Enable register buffering (even though may increases register pressure)
- Enable num_stages=2+, including multi-buffering, and make `2` the default
- updated tutorial for new tuning default
- added lit tests
- Also move independent(from loop-carried buffer) `triton_gpu.local_store` as early as possible
- check for last atomic (sync?) - also check for other accesses to the source
ravil-mobile
force-pushed
the
ravil/sched-inst
branch
2 times, most recently
from
e254a02
to
1abb7b4
Compare
ravil-mobile
force-pushed
the
ravil/sched-inst
branch
from
1abb7b4
to
fbd6b4b
Compare
sjw36
force-pushed
the
sjw-pipeline-infra
branch
2 times, most recently
from
4eeb8cc
to
faf95cb
Compare
Sign up for free
to join this conversation on GitHub.
Already have an account?
Sign in to comment
Add this suggestion to a batch that can be applied as a single commit.
This suggestion is invalid because no changes were made to the code.
Suggestions cannot be applied while the pull request is closed.
Suggestions cannot be applied while viewing a subset of changes.
Only one suggestion per line can be applied in a batch.
Add this suggestion to a batch that can be applied as a single commit.
Applying suggestions on deleted lines is not supported.
You must change the existing code in this line in order to create a valid suggestion.
Outdated suggestions cannot be applied.
This suggestion has been applied or marked resolved.
Suggestions cannot be applied from pending reviews.
Suggestions cannot be applied on multi-line comments.
Suggestions cannot be applied while the pull request is queued to merge.
Suggestion cannot be applied right now. Please check back later.
Implemented the insertion of the scheduling primitives to MLIR/LLVM