Popular repositories Loading

1. demo_repo_01 demo_repo_01 Public

2. Sara_Test_01 Sara_Test_01 Public

   getting my feet's wet

   Verilog

3. Matt_walkthrough Matt_walkthrough Public

   Verilog

4. Matt_walkthrough-test Matt_walkthrough-test Public

   Verilog

5. caravel_user_project caravel_user_project Public

   Forked from zaellis/caravel_user_project

   https://caravel-user-project.readthedocs.io

   Verilog

6. yifive_r0 yifive_r0 Public

   Forked from dineshannayya/yifive_r0

   A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program

   Verilog