Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Chip2 Design #1

Merged
merged 4 commits into from
Feb 11, 2025
Merged

Chip2 Design #1

merged 4 commits into from
Feb 11, 2025

Conversation

clarkxu2003
Copy link
Contributor

No description provided.

Copy link

github-actions bot commented Feb 5, 2025

Welcome, new contributor!

Thank you for uploading your design.

If you have not already checked it, please run the SiEPIC Functional Verification in KLayout, using the menu SiEPIC-Verification-Functional Layout Check (V).

You may continue making updates to your design, or even contributing additonal designs (using a separate file name), until the tape-out deadline.

Copy link

github-actions bot commented Feb 5, 2025

Thank you for your pull request! 👋

Copy link

github-actions bot commented Feb 5, 2025

Thank you for your pull request! 👋

Copy link

github-actions bot commented Feb 5, 2025

Welcome, new contributor!

Thank you for uploading your design.

If you have not already checked it, please run the SiEPIC Functional Verification in KLayout, using the menu SiEPIC-Verification-Functional Layout Check (V).

You may continue making updates to your design, or even contributing additonal designs (using a separate file name), until the tape-out deadline.

@lukasc-ubc
Copy link
Member

  • fyi. The circuit on the right will not be connected to the on-chip laser.
  • is the ∆L correct to achieve 25 GHz? It looks too short

Copy link

github-actions bot commented Feb 8, 2025

Welcome, new contributor!

Thank you for uploading your design.

If you have not already checked it, please run the SiEPIC Functional Verification in KLayout, using the menu SiEPIC-Verification-Functional Layout Check (V).

You may continue making updates to your design, or even contributing additonal designs (using a separate file name), until the tape-out deadline.

Copy link

github-actions bot commented Feb 8, 2025

Thank you for your pull request! 👋

Copy link

github-actions bot commented Feb 8, 2025

Thank you for your pull request! 👋

@clarkxu2003
Copy link
Contributor Author

I have deleted the right part and changed the delta L

@Hang-Bobby-Zou
Copy link
Collaborator

Design looks good, please approve

@lukasc-ubc lukasc-ubc merged commit 456b496 into SiEPIC:main Feb 11, 2025
4 of 5 checks passed
OwenL1N added a commit to OwenL1N/UBC-ELEC413-2025 that referenced this pull request Feb 11, 2025
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
Projects
None yet
Development

Successfully merging this pull request may close these issues.

3 participants