Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Project 2 peer review submission #10

Merged
merged 1 commit into from
Feb 6, 2025
Merged

Conversation

gillrobyn
Copy link
Contributor

I currently have 15 verification errors due to:
waveguide at the edge of chip (waived)
waveguide overlapping due to directional coupler input pitch (waived)
opt_in labels issue.. not sure yet what is wrong but still debugging

Copy link

github-actions bot commented Feb 5, 2025

Thank you for your pull request! 👋

Copy link

github-actions bot commented Feb 5, 2025

Welcome, new contributor!

Thank you for uploading your design.

If you have not already checked it, please run the SiEPIC Functional Verification in KLayout, using the menu SiEPIC-Verification-Functional Layout Check (V).

You may continue making updates to your design, or even contributing additonal designs (using a separate file name), until the tape-out deadline.

@lukasc-ubc
Copy link
Member

"opt_in labels issue.. not sure yet what is wrong but still debugging"
it is because the two circuits are connected, so the verification doesn't like it. in this case, a false error.

good!

@lukasc-ubc lukasc-ubc merged commit 588f971 into SiEPIC:main Feb 6, 2025
3 of 5 checks passed
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

2 participants