Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Added Initial Chip2 Draft #34

Merged
merged 4 commits into from
Feb 11, 2025
Merged

Added Initial Chip2 Draft #34

merged 4 commits into from
Feb 11, 2025

Conversation

IanRPang
Copy link
Contributor

@IanRPang IanRPang commented Feb 7, 2025

Bounding box is said to be 605.01um x 410um and its due to the unterminated pin of the waveguide at (0um, 10um). The pin is centered at the layout border but because it is a rectangle, half of it protrudes out of the 605um x 410um box
Chip2 bounding box error

Copy link

github-actions bot commented Feb 7, 2025

Thank you for your pull request! 👋

Copy link

github-actions bot commented Feb 7, 2025

Welcome, new contributor!

Thank you for uploading your design.

If you have not already checked it, please run the SiEPIC Functional Verification in KLayout, using the menu SiEPIC-Verification-Functional Layout Check (V).

You may continue making updates to your design, or even contributing additonal designs (using a separate file name), until the tape-out deadline.

Copy link

github-actions bot commented Feb 7, 2025

Thank you for your pull request! 👋

Copy link

github-actions bot commented Feb 7, 2025

Thank you for your pull request! 👋

Copy link

github-actions bot commented Feb 7, 2025

Thank you for your pull request! 👋

@lukasc-ubc lukasc-ubc merged commit 43b6337 into SiEPIC:main Feb 11, 2025
3 of 5 checks passed
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
Projects
None yet
Development

Successfully merging this pull request may close these issues.

2 participants