Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Add files via upload #23

Closed
wants to merge 0 commits into from
Closed

Add files via upload #23

wants to merge 0 commits into from

Conversation

Aydin1992
Copy link
Contributor

The design footprint is currently 780 * 410; if not approved, it can be reverted to 605 * 410.

@Aydin1992
Copy link
Contributor Author

Aydin1992 commented Jan 26, 2024

I used Luceda Ipkiss along with the siepic library for my project, but encountered a "possible waveguide mismatch" error. Also, there's a minimum feature size error, but it's not a significant concern as the fabrication process will naturally round off sharp edges, similar to the errors detected by DRC in grating coupler designs.

Untitled

@lukasc-ubc
Copy link
Member

The design footprint is currently 780 * 410; if not approved, it can be reverted to 605 * 410.

Please split your design into two separate files, if you need to exceed the maximum cell dimensions

The DRC errors are ok.

Please wrap your custom component in a DevRec layer, as described here: https://github.com/SiEPIC/SiEPIC-Tools/wiki/Component-and-PCell-Layout

thank you
Lukas

@lukasc-ubc
Copy link
Member

Also:
Turn on the GitHub Actions on your forked repository (In your repository's page on GitHub, click on Actions in the top-menu bar, and Enable the workflows).

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

2 participants