Skip to content

Commit

Permalink
demo fix
Browse files Browse the repository at this point in the history
  • Loading branch information
Dolu1990 committed Nov 3, 2023
1 parent f1d64ec commit e71b1be
Showing 1 changed file with 1 addition and 1 deletion.
Original file line number Diff line number Diff line change
Expand Up @@ -11,7 +11,7 @@ import vexriscv.{VexRiscv, VexRiscvConfig, plugin}
* You can for instance :
* - sbt "runMain vexriscv.demo.GenFullWithOfficialRiscvDebug"
* - cd src/test/cpp/regression
* - make IBUS=CACHED IBUS_DATA_WIDTH=64 COMPRESSED=no DBUS=CACHED DBUS_LOAD_DATA_WIDTH=64 DBUS_STORE_DATA_WIDTH=64 LRSC=yes AMO=yes DBUS_EXCLUSIVE=yes DBUS_INVALIDATE=yes MUL=yes DIV=yes SUPERVISOR=yes CSR=yes RVF=yes RVD=yes DEBUG_PLUGIN=RISCV WITH_RISCV_REF=no DEBUG_PLUGIN_EXTERNAL=yes DEBUG_PLUGIN=no VEXRISCV_JTAG=yes
* - make IBUS=CACHED IBUS_DATA_WIDTH=32 COMPRESSED=no DBUS=CACHED DBUS_LOAD_DATA_WIDTH=32 DBUS_STORE_DATA_WIDTH=32 MUL=yes DIV=yes SUPERVISOR=no CSR=yes DEBUG_PLUGIN=RISCV WITH_RISCV_REF=no DEBUG_PLUGIN_EXTERNAL=yes DEBUG_PLUGIN=no VEXRISCV_JTAG=yes
*
* This will run a simulation of the CPU which wait for a tcp-jtag connection from openocd.
* That con connection can be done via openocd :
Expand Down

0 comments on commit e71b1be

Please sign in to comment.