Skip to content

Commit

Permalink
scripts: load CLKGATE_MAP_FILE as lib and techmap it
Browse files Browse the repository at this point in the history
Signed-off-by: Emil J. Tywoniak <[email protected]>
  • Loading branch information
widlarizer committed Oct 10, 2024
1 parent 7b4e7aa commit dbb261a
Show file tree
Hide file tree
Showing 2 changed files with 6 additions and 1 deletion.
5 changes: 5 additions & 0 deletions flow/scripts/synth.tcl
Original file line number Diff line number Diff line change
Expand Up @@ -35,6 +35,11 @@ if {[env_var_exists_and_non_empty LATCH_MAP_FILE]} {
techmap -map $::env(LATCH_MAP_FILE)
}

# Technology mapping of ICGs
if {[env_var_exists_and_non_empty CLKGATE_MAP_FILE]} {
techmap -map $::env(CLKGATE_MAP_FILE)
}

set dfflibmap_args ""
foreach cell $::env(DONT_USE_CELLS) {
lappend dfflibmap_args -dont_use $cell
Expand Down
2 changes: 1 addition & 1 deletion flow/scripts/synth_preamble.tcl
Original file line number Diff line number Diff line change
Expand Up @@ -48,7 +48,7 @@ if {[env_var_exists_and_non_empty VERILOG_TOP_PARAMS]} {

# Read platform specific mapfile for OPENROAD_CLKGATE cells
if {[env_var_exists_and_non_empty CLKGATE_MAP_FILE]} {
read_verilog -defer $::env(CLKGATE_MAP_FILE)
read_verilog -lib $::env(CLKGATE_MAP_FILE)
}

# Mark modules to keep from getting removed in flattening
Expand Down

0 comments on commit dbb261a

Please sign in to comment.