-
Notifications
You must be signed in to change notification settings - Fork 21
Commit
This commit does not belong to any branch on this repository, and may belong to a fork outside of the repository.
feat: update project tt_um_faramire_gate_guesser from faramire/tt06-g…
…ate-guesser Commit: d190bd6f7714877805fd3ec5e17d947ec1a4452c Workflow: https://github.com/faramire/tt06-gate-guesser/actions/runs/8047696503
- Loading branch information
1 parent
ed886e2
commit 76aa1da
Showing
4 changed files
with
6 additions
and
6 deletions.
There are no files selected for viewing
This file contains bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
This file contains bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
This file contains bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
Original file line number | Diff line number | Diff line change |
---|---|---|
@@ -1,2 +1,2 @@ | ||
design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Final_Util,Peak_Memory_Usage_MB,synth_cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,pin_antenna_violations,net_antenna_violations,lvs_total_errors,cvc_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,DecapCells,WelltapCells,DiodeCells,FillCells,NonPhysCells,TotalCells,CoreArea_um^2,power_slowest_internal_uW,power_slowest_switching_uW,power_slowest_leakage_uW,power_typical_internal_uW,power_typical_switching_uW,power_typical_leakage_uW,power_fastest_internal_uW,power_fastest_switching_uW,power_fastest_leakage_uW,critical_path_ns,suggested_clock_period,suggested_clock_frequency,CLOCK_PERIOD,FP_ASPECT_RATIO,FP_CORE_UTIL,FP_PDN_HPITCH,FP_PDN_VPITCH,GRT_ADJUSTMENT,GRT_REPAIR_ANTENNAS,MAX_FANOUT_CONSTRAINT,PL_TARGET_DENSITY,RUN_HEURISTIC_DIODE_INSERTION,STD_CELL_LIBRARY,SYNTH_STRATEGY | ||
/work/src,tt_um_faramire_gate_guesser,wokwi,flow completed,0h1m9s0ms,0h0m54s0ms,4789.826853328818,0.01795472,2394.913426664409,0.89,86.2312,482.13,27,0,0,0,0,0,0,0,0,0,0,-1,-1,761,211,0.0,-1,-1,-1,-1,0.0,-1,-1,-1,-1,639107.0,0.0,1.05,0.32,1.35,1.5,-1,9,44,8,43,0,0,0,9,1,0,2,1,1,1,1,0,16,8,2,1226,225,0,243,43,1737,16493.3184,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,21.0,47.61904761904762,20,1,50,26.520,38.870,0.3,1,10,0.6,0,sky130_fd_sc_hd,AREA 0 | ||
/work/src,tt_um_faramire_gate_guesser,wokwi,flow completed,0h1m9s0ms,0h0m54s0ms,4789.826853328818,0.01795472,2394.913426664409,0.89,86.2312,482.26,27,0,0,0,0,0,0,0,0,0,0,-1,-1,761,211,0.0,-1,-1,-1,-1,0.0,-1,-1,-1,-1,639107.0,0.0,1.05,0.32,1.35,1.5,-1,9,44,8,43,0,0,0,9,1,0,2,1,1,1,1,0,16,8,2,1226,225,0,243,43,1737,16493.3184,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,21.0,47.61904761904762,20,1,50,26.520,38.870,0.3,1,10,0.6,0,sky130_fd_sc_hd,AREA 0 |
Binary file modified
BIN
+0 Bytes
(100%)
projects/tt_um_faramire_gate_guesser/tt_um_faramire_gate_guesser.gds
Binary file not shown.