Pinned Loading

1. test_efpga0 test_efpga0 Public

   Verilog 3

2. DSC-CNN-Acce DSC-CNN-Acce Public

   It is a dsc-cnn acceleration sample which deployed in PYNQ Z2

   C++ 1

3. SomeOpenDesigns SomeOpenDesigns Public

   There are some open source designs

   Verilog