This repository contains a set of Verilog macros to simplify the development of IP cores.
It is used as a submodule in the IOb-SoC (https://github.com/IObundle/iob-soc) RISC-V-based SoC, and associated projects.
forked from IObundle/iob-lib
-
Notifications
You must be signed in to change notification settings - Fork 0
License
agrevin/iob-lib
Folders and files
| Name | Name | Last commit message | Last commit date | |
|---|---|---|---|---|
Repository files navigation
About
No description, website, or topics provided.
Resources
License
Stars
Watchers
Forks
Packages 0
No packages published
Languages
- Verilog 50.0%
- Python 33.8%
- Makefile 6.9%
- SystemVerilog 3.9%
- TeX 3.5%
- Tcl 0.8%
- Other 1.1%