ad469x/de10nano: Clean up

analogdevicesinc · Nov 18, 2024 · 60f8726 · 60f8726
1 parent 9648269
commit 60f8726
Show file tree

Hide file tree

Showing 5 changed files with 7 additions and 8 deletions.
diff --git a/projects/ad469x_evb/common/ad469x_qsys.tcl b/projects/ad469x_evb/common/ad469x_qsys.tcl
@@ -83,7 +83,6 @@ set_interface_property ad469x_spi_trigger EXPORT_OF spi_engine_offload_0.if_trig
 set_interface_property ad469x_spi_cnv     EXPORT_OF ad469x_trigger_gen.if_pwm_0
 set_interface_property ad469x_spi_resetn  EXPORT_OF reset_bridge_0.out_reset
 
-
 add_connection axi_spi_engine_0.if_spi_resetn reset_bridge_0.in_reset
 
 # clocks

diff --git a/projects/ad469x_evb/de10nano/Makefile b/projects/ad469x_evb/de10nano/Makefile
@@ -4,7 +4,7 @@
 ## Auto-generated, do not modify!
 ####################################################################################
 
-PROJECT_NAME := ad469x_fmc_de10nano
+PROJECT_NAME := ad469x_evb_de10nano
 
 M_DEPS += ../common/ad469x_qsys.tcl
 M_DEPS += ../../scripts/adi_pd.tcl

diff --git a/projects/ad469x_evb/de10nano/system_constr.sdc b/projects/ad469x_evb/de10nano/system_constr.sdc
@@ -4,4 +4,4 @@
 ###############################################################################
 
 create_clock -period "20.000 ns"  -name sys_clk     [get_ports {sys_clk}]
-create_clock -period "16.666 ns"  -name usb1_clk    [get_ports {usb1_clk}]
+create_clock -period "16.666 ns"  -name usb1_clk    [get_ports {usb1_clk}]
diff --git a/projects/ad469x_evb/de10nano/system_project.tcl b/projects/ad469x_evb/de10nano/system_project.tcl
@@ -23,8 +23,7 @@ source ../../scripts/adi_project_intel.tcl
 #   0 - CNV signal is linked to PWM
 #   1 - CNV signal is linked to SPI_CS
 
-
-adi_project ad469x_fmc_de10nano [list \
+adi_project ad469x_evb_de10nano [list \
    SPI_4WIRE   [get_env_param SPI_4WIRE 0] \
 ]
 
@@ -63,4 +62,4 @@ set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ad469x_spi_sclk
 set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to i2c_scl
 set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to i2c_sda
 
-execute_flow -compile
+execute_flow -compile
diff --git a/projects/ad469x_evb/de10nano/system_qsys.tcl b/projects/ad469x_evb/de10nano/system_qsys.tcl
@@ -15,7 +15,8 @@ if [info exists ad_project_dir] {
 #system ID
 set_instance_parameter_value axi_sysid_0 {ROM_ADDR_BITS} {9}
 set_instance_parameter_value rom_sys_0 {ROM_ADDR_BITS} {9}
-
 set_instance_parameter_value rom_sys_0 {PATH_TO_FILE} "[pwd]/mem_init_sys.txt"
 
-sysid_gen_sys_init_file;
+set sys_cstring "SPI_4WIRE=$ad_project_params(SPI_4WIRE)"
+
+sysid_gen_sys_init_file;