Nanopi R5S: proper pci phy reset - fixing missing LAN1 #7721
Conversation
This file contains bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
github-actions
bot
added
size/medium
|
Nice, related to #7640 (that is the DT-fix) |
igorpecovnik
changed the title
igorpecovnik
approved these changes
Jan 19, 2025
igorpecovnik
added
Ready to merge
Sign up for free
to join this conversation on GitHub.
Already have an account?
Sign in to comment
Add this suggestion to a batch that can be applied as a single commit.
This suggestion is invalid because no changes were made to the code.
Suggestions cannot be applied while the pull request is closed.
Suggestions cannot be applied while viewing a subset of changes.
Only one suggestion per line can be applied in a batch.
Add this suggestion to a batch that can be applied as a single commit.
Applying suggestions on deleted lines is not supported.
You must change the existing code in this line in order to create a valid suggestion.
Outdated suggestions cannot be applied.
This suggestion has been applied or marked resolved.
Suggestions cannot be applied from pending reviews.
Suggestions cannot be applied on multi-line comments.
Suggestions cannot be applied while the pull request is queued to merge.
Suggestion cannot be applied right now. Please check back later.
A change to Phy reset causes PCIE enumeration to not work properly. This makes LAN1 missing on the nanopi-r5s among another surprises. It impacts kernels 6.6.69+ and 6.12.8+
See discussion here https://lore.kernel.org/all/[email protected]/
This adds a patch from the mailing list https://lore.kernel.org/all/[email protected]/ that resolves the issue.
Tested on nanopi r5s 6.6.72 and 6.12.10