Skip to content
This repository has been archived by the owner on Aug 22, 2019. It is now read-only.

Commit

Permalink
Add licence badge
Browse files Browse the repository at this point in the history
  • Loading branch information
@ben-marshall
ben-marshall committed Jul 11, 2016
1 parent 35cd6d4 commit 44f36ea
Showing 1 changed file with 1 addition and 2 deletions.
3 changes: 1 addition & 2 deletions README.md
View file
Original file line number Diff line number Diff line change
Expand Up @@ -4,8 +4,7 @@
[![Documentation](https://codedocs.xyz/ben-marshall/verilog-parser.svg)](https://codedocs.xyz/ben-marshall/verilog-parser/)
[![Build Status](https://travis-ci.org/ben-marshall/verilog-parser.svg?branch=master)](https://travis-ci.org/ben-marshall/verilog-parser/branches)
[![Coverage Status](https://coveralls.io/repos/github/ben-marshall/verilog-parser/badge.svg?branch=master)](https://coveralls.io/github/ben-marshall/verilog-parser?branch=master)


![Licence: MIT](https://img.shields.io/badge/License-MIT-blue.svg)

This repository contains a flex / bison parser for the IEEE 1364-2001 Verilog
Standard.
Expand Down

0 comments on commit 44f36ea

Please sign in to comment.