Skip to content

Latency improvements for the Vmicro16_soc project by clustering cores into groups and using multi-level interconnects

Notifications You must be signed in to change notification settings

bendl/vmicro16_cluster_soc

Folders and files

NameName
Last commit message
Last commit date

Latest commit

 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 

Repository files navigation

Verilog 16-bit Multi-core RISC SoC with clustering

Extends the Vmicro16 project to support core clustering.

Schematic

About

Latency improvements for the Vmicro16_soc project by clustering cores into groups and using multi-level interconnects

Resources

Stars

Watchers

Forks

Releases

No releases published

Packages

No packages published