labs: Fix the BBB TRM section names

The controllers referred in the instructions are in the L4_WKUP and L4_PER sections, so mention the two to avoid confusing attendees. Signed-off-by: Miquel Raynal <[email protected]>
bootlin · Jan 17, 2024 · 12514be · 12514be
1 parent a500df0
commit 12514be
Show file tree

Hide file tree

Showing 2 changed files with 4 additions and 2 deletions.
diff --git a/labs/kernel-i2c-describing-hardware/kernel-i2c-describing-hardware.tex b/labs/kernel-i2c-describing-hardware/kernel-i2c-describing-hardware.tex
@@ -154,7 +154,8 @@ \subsection{Enabling an I2C bus}
 
 Now let's double check the addressings by looking at the
 \href{https://www.ti.com/lit/ug/spruh73q/spruh73q.pdf}{TI AM335x SoC
-datasheet}, in the \code{L4_WKUP Peripheral Memory Map} section:
+datasheet}, in the \code{L4_WKUP Peripheral Memory Map} and \code{L4_PER
+Peripheral Memory Map} sections:
 
 \begin{itemize}
 \item I2C0 is indeed at address \code{0x44e0b000}

diff --git a/labs/sysdev-accessing-hardware-bbb/sysdev-accessing-hardware-bbb.tex b/labs/sysdev-accessing-hardware-bbb/sysdev-accessing-hardware-bbb.tex
@@ -293,7 +293,8 @@ \subsection{Enabling an I2C bus}
 
 Now let's double check the addressings by looking at the
 \href{https://www.ti.com/lit/ug/spruh73q/spruh73q.pdf}{TI AM335x SoC
-datasheet}, in the \code{L4_WKUP Peripheral Memory Map} section:
+datasheet}, in the \code{L4_WKUP Peripheral Memory Map} and \code{L4_PER
+Peripheral Memory Map} sections:
 
 \begin{itemize}
 \item I2C0 is indeed at address \code{0x44e0b000}