Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

[GSOC] integrated support for Zvbc and Zvkg instructions #44

Merged
merged 5 commits into from
Aug 21, 2024

Conversation

SyedHassanUlHaq
Copy link
Contributor

No description provided.

@@ -87,6 +87,10 @@ func (v VLEN) Valid() bool {
return 64 <= v && v <= 4096 && v&(v-1) == 0
}

func (v VLEN) Zvkg_validVLEN() bool{
return v == 128
Copy link
Collaborator

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

Are you sure about this? The spec says "All of these instructions work on 128-bit element groups comprised of four 32-bit elements." .. which I don't think this means these instructions are only valid when vlen is 128.

Copy link
Collaborator

@ksco ksco Aug 17, 2024

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

Any VLEN * LMUL >=128 should be okay.

Copy link
Contributor Author

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

Sorry I misunderstood, you're right Element Group width should be 128 not the vlen

[GSOC] removed wrong valid vlen constraint for Zvkg

[GSOC] fixed
@SyedHassanUlHaq SyedHassanUlHaq changed the title [GSOC] integrated support for Zvkg instructions [GSOC] integrated support for Zvbc and Zvkg instructions Aug 19, 2024
@@ -83,6 +83,10 @@ func (l LMUL) String() string {

type VLEN int

func (v VLEN) Zvkg_validVLEN() bool{
return 128 <= v && v <= 4096 && v&(v-1) == 0
Copy link
Collaborator

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

There is no limit on the VLEN, as long as VLEN * LMUL >= 128, it's okay.

@SyedHassanUlHaq SyedHassanUlHaq requested a review from ksco August 20, 2024 15:17
@ksco
Copy link
Collaborator

ksco commented Aug 21, 2024

Thank you, it looks good now!

@ksco ksco merged commit da84f78 into chipsalliance:main Aug 21, 2024
1 check passed
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

2 participants