Skip to content

This project implements a custom ARM single-cycle pipelined processor from scratch. The design includes essential stages like instruction fetch, decode, execute, memory access, and write-back. It supports a set of fundamental ARM instructions and showcases pipeline functionality with hazard detection and data forwarding mechanisms.

Notifications You must be signed in to change notification settings

cmorelos523/Single-Cycle-Pipelined-ARM-Procesor

Folders and files

NameName
Last commit message
Last commit date

Latest commit

 

History

4 Commits
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 

Repository files navigation

Single-Cycle-Pipelined-ARM-Procesor

This project implements a custom ARM single-cycle pipelined processor from scratch. The design includes essential stages like instruction fetch, decode, execute, memory access, and write-back. It supports a set of fundamental ARM instructions and showcases pipeline functionality with hazard detection and data forwarding mechanisms. The following schematic was used for the processor. Processor

About

This project implements a custom ARM single-cycle pipelined processor from scratch. The design includes essential stages like instruction fetch, decode, execute, memory access, and write-back. It supports a set of fundamental ARM instructions and showcases pipeline functionality with hazard detection and data forwarding mechanisms.

Resources

Stars

Watchers

Forks

Releases

No releases published

Packages

No packages published