New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom

Slang linter for Verilog/SystemVerilog. #4713

Merged

hsanson merged 1 commit into dense-analysis:master from AlvinRolling:slang

Feb 22, 2024

Contributor

AlvinRolling commented Jan 23, 2024

This contribution incorporates the slang linting tools for Verilog/SystemVerilog.

The contribution here follows the ale-development guidelines. Two linter tests have been added, and all tests have passed.

Details about the changes are described in this article.

An example of the results in Vim is shown below:


          Slang linter for Verilog.

3d0d38b

hsanson approved these changes

View reviewed changes

Contributor

hsanson left a comment

LGTM, thanks.

hsanson merged commit 52c6146 into dense-analysis:master

7 checks passed

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

None yet