Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

2nd attempt to push the simulation of caravan I/O and the #104

Open
wants to merge 3 commits into
base: main
Choose a base branch
from

Conversation

RTimothyEdwards
Copy link
Contributor

2nd attempt to push the simulation of caravan I/O and the correction to the simulation of caravel I/O, since the original version that was deemed invalid already got merged.

correction for the simulation of caravel I/O, since the
original push, which was incorrect, got merged already.
@RTimothyEdwards RTimothyEdwards added the simulation Verilog testbenches and simulation label Oct 20, 2022
@RTimothyEdwards RTimothyEdwards self-assigned this Oct 20, 2022
Base automatically changed from caravel_redesign to main October 22, 2022 19:15
@marwaneltoukhy
Copy link
Member

@RTimothyEdwards Is this still necessary?

@RTimothyEdwards
Copy link
Contributor Author

@marwaneltoukhy : Yes, this is still relevant and necessary. The simulation make file for caravel has conditionals that will fail if applied to caravan, and no proper test for GPIO pullup/pulldown modes that accounts for the missing GPIO on the caravan padframe.

It's possible that nobody except me has attempted to use the pre-cocotb testbenches, but as long as they still exist in the repository for caravel, they should at least work correctly for caravan.

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
simulation Verilog testbenches and simulation
Projects
None yet
Development

Successfully merging this pull request may close these issues.

2 participants