Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Update la_test2.c #103

Open
wants to merge 1 commit into
base: main
Choose a base branch
from
Open

Update la_test2.c #103

wants to merge 1 commit into from

Conversation

mattvenn
Copy link
Contributor

fix missing gpio output

fix missing gpio output
@jeffdi jeffdi requested a review from marwaneltoukhy July 1, 2022 15:31
@RTimothyEdwards RTimothyEdwards added error Something isn't working simulation Verilog testbenches and simulation labels Oct 4, 2022
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
error Something isn't working simulation Verilog testbenches and simulation
Projects
None yet
Development

Successfully merging this pull request may close these issues.

4 participants