APU HDL Release 1.0

• Topological masks were reconstructed from the chip photo
• Transistor circuits were reconstructed from topological masks
• Transistor circuits were converted into logic circuits (gates)
• Logic circuits were formalized on Verilog

Also inside the archive is the Test Bench for Icarus Verilog, which was used for verification.