forked from llvm/llvm-project
-
Notifications
You must be signed in to change notification settings - Fork 22
New issue
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
Xtensa patches (18.x) (Do not merge, PR created for easier review only) #94
Closed
Conversation
This file contains bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
Implement Debug, DFPAccel, S32C1I, THREADPTR, Extended L32R, ATOMCTL, MEMCTL features.
Implement Exception, HighPriInterrupts, Coprocessor, Interrupt, RelocatableVector, TimerInt, PRID, RegionProtection and MiscSR features. Implement instructions for Exception, Interrupt and RegionProtection features with tests.
Make ESP32 default subtarget.
Implement subtarget dependent SR and UR register parsing and disassembling, add tests. Implement User Registers read/write instructions and add tests.
Implement Xtensa specific streamer to support emit literals.
Implement special processing of MOVI and L32R instructions in assembler parser. The MOVI assembler expression now can have 32-bit immediate values, so also correct xtensa-invalid.s test. Also implement computation of CFA during XtensaMCAsmInfo creation.
Use Multilib class functionality to choose between library variants, based on the command line args.
Add FP instructions test, format FP instruction descriptions.
Remove register class for boolean operands, because it is only suitable for FP compare operations and may lead to problems in other cases. Disable load width reduction, because for IRAM memory it may cause exceptions.
Do not use Frame Pointer by default. Also improve storing function argument from a7 register to a8 register. Corrected funnel shift test.
It was changed in LLVM 18
ambiguities between x24 and format_32 encoding.
espressif-bot
force-pushed
the
xtensa_release_18.1.2
branch
from
November 26, 2024 13:39
69c1670
to
45f4abc
Compare
This matches GCC. Partially addresses llvm#115964 Pull Request: llvm#115967
It fixes crash in Xtensa AsmParser::run() during ModuleSummaryIndexAnalysis pass.
Close in favor of #109 |
Sign up for free
to join this conversation on GitHub.
Already have an account?
Sign in to comment
Add this suggestion to a batch that can be applied as a single commit.
This suggestion is invalid because no changes were made to the code.
Suggestions cannot be applied while the pull request is closed.
Suggestions cannot be applied while viewing a subset of changes.
Only one suggestion per line can be applied in a batch.
Add this suggestion to a batch that can be applied as a single commit.
Applying suggestions on deleted lines is not supported.
You must change the existing code in this line in order to create a valid suggestion.
Outdated suggestions cannot be applied.
This suggestion has been applied or marked resolved.
Suggestions cannot be applied from pending reviews.
Suggestions cannot be applied on multi-line comments.
Suggestions cannot be applied while the pull request is queued to merge.
Suggestion cannot be applied right now. Please check back later.
No description provided.