-
Notifications
You must be signed in to change notification settings - Fork 50
New issue
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
Collect and report Neoverse V2 core metrics #309
Collect and report Neoverse V2 core metrics #309
Conversation
This pull request was exported from Phabricator. Differential Revision: D63650169 |
f366280
to
7bf1878
Compare
Summary: Suport some CPU core metercs * Add L1i, L1d, L2, and L3 cache misses * Add HP, SP, DP, and total FLOP Differential Revision: D63650169
This pull request was exported from Phabricator. Differential Revision: D63650169 |
Summary: Suport some CPU core metercs * Add L1i, L1d, L2, and L3 cache misses * Add HP, SP, DP, and total FLOP Differential Revision: D63650169
7bf1878
to
1beaf53
Compare
This pull request was exported from Phabricator. Differential Revision: D63650169 |
Summary: Suport some CPU core metercs * Add L1i, L1d, L2, and L3 cache misses * Add HP, SP, DP, and total FLOP Differential Revision: D63650169
1beaf53
to
2914bd3
Compare
This pull request was exported from Phabricator. Differential Revision: D63650169 |
Summary: Suport some CPU core metercs * Add L1i, L1d, L2, and L3 cache misses * Add HP, SP, DP, and total FLOP Differential Revision: D63650169
2914bd3
to
6591bc0
Compare
This pull request was exported from Phabricator. Differential Revision: D63650169 |
Summary: Suport some CPU core metercs * Add L1i, L1d, L2, and L3 cache misses * Add HP, SP, DP, and total FLOP Differential Revision: D63650169
6591bc0
to
be6d5f3
Compare
This pull request was exported from Phabricator. Differential Revision: D63650169 |
Summary: Suport some CPU core metercs * Add L1i, L1d, L2, and L3 cache misses * Add HP, SP, DP, and total FLOP Differential Revision: D63650169
be6d5f3
to
4cc8a7f
Compare
This pull request was exported from Phabricator. Differential Revision: D63650169 |
Summary: Suport some CPU core metercs * Add L1i, L1d, L2, and L3 cache misses * Add HP, SP, DP, and total FLOP Reviewed By: Alston-Tang Differential Revision: D63650169
4cc8a7f
to
d608b4d
Compare
This pull request was exported from Phabricator. Differential Revision: D63650169 |
This pull request has been merged in 58d8903. |
Summary:
Suport some CPU core metercs
Differential Revision: D63650169