Skip to content

Issues: ghdl/ghdl-yosys-plugin

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

30 Open 115 Closed
30 Open 115 Closed
Author
Filter by author
Loading
Label
Filter by label
Loading
Use alt + click/return to exclude labels
or ⇧ + click/return for logical OR
Projects
Filter by project
Loading
Milestones
Filter by milestone
Loading
Assignee
Filter by who’s assigned
Sort
Sort by
Newest Oldest Most commented Least commented Recently updated Least recently updated Best match
Most reactions
👍 👎 😄 🎉 😕 ❤️ 🚀 👀

Issues list

Blackbox
#199 opened Jul 24, 2024 by AdamKeith1
Report statment and states in vhdl
#198 opened Jul 16, 2024 by aniketabhiraj2004
1
How to run unisim using cxxrtl
#197 opened Jun 24, 2024 by aniketabhiraj2004
7
Wrongly assign the name internal signal for vhdl
#196 opened Jun 1, 2024 by aniketabhiraj2004
3
Error when using plugin on M1 mac
#193 opened Dec 7, 2023 by joaocolombari
1
wire not found for $posedge
#192 opened Nov 12, 2023 by GyrosGeier
3
The project Keccak_PPL has several VHDL compilation issues (Fails to synthesize).
#190 opened Sep 17, 2023 by alaindargelas
The pre-built option #1 is extreamly outdated
#189 opened Sep 11, 2023 by rodrigomelo9
1
Error when using altera_mf lib
#179 opened Nov 14, 2022 by albydnc
4
Error when using inout record
#176 opened Oct 19, 2022 by albydnc
3
Unable to build the plugin
#175 opened Oct 11, 2022 by canerbulduk
3
High impedance assignment translates to 1'x
#170 opened Jul 20, 2022 by DanielG
6
Error building ghdl plugin for yosys question
#168 opened Jun 2, 2022 by minghunghw
14
Roadmap for a release question
#167 opened Feb 4, 2022 by Martoni
1
Use of BRAM in ICE40 ...
#165 opened Jan 8, 2022 by PPlinux
2
Another case of "wire not found for $posedge" - related to async resets?
#164 opened Jan 5, 2022 by robinsonb5
3
wire not found for $posedge
#163 opened Dec 31, 2021 by kammoh
3
VHDL to Verilog conversion with yosys-ghdl-plugin -- how to perserve signal names
#153 opened Aug 10, 2021 by 71GA
4
Add support for Yosys $live cell (needed for liveness proofs)
#152 opened Aug 3, 2021 by tmeissner
2
ERROR: wire not found for $posedge
#146 opened Mar 30, 2021 by stevenbell
3
GHDL synth internal state inconsistent with Yosys state
#137 opened Nov 2, 2020 by rlee287
6
Mixed synthesis with a Verilog top-level fails when parameters are specified
#136 opened Oct 11, 2020 by rodrigomelo9
2
Multiple use of module
#131 opened Sep 8, 2020 by IIupor
2
"ERROR: wire not found for $posedge" when synthesizing dynamic array insertion
#130 opened Aug 22, 2020 by Xiretza
12
Testing on some designs from Opencores
#126 opened Jun 18, 2020 by Chopper455
4
ProTip! Mix and match filters to narrow down what you’re looking for.