A drop-in replacement PCB for the Amiga Agnus chip
Rev. 2D, design using a PLCC-84 homebrew plug





FPGA pin assignment:

Rev. 2B, design using a PLCC-84-plug





When ordering from JLCPCB select:
Specify Layer Sequence: Yes
L1(Top layer): F_Cu.gbr
L2(Inner layer1): GND_Cu.gbr
L3(Inner layer2): VCC_Cu.gbr
L4(Bottom layer): B_Cu.gbr
Remove Order Number:
Specify a location
This will notify JLC where to put the order number, they will replace the "JLCJLCJLCJLC" silkscreen label.






Building Rev. 2B













REV 1A


REV 1B







Position | Name/Value | Package | Notes |
---|---|---|---|
U1 | 10M04SCU169C8G | BGA-169 11.0x11.0mm_Layout13x13 | FPGA Intel MAX 10 10M04SCU169C8G |
U2 | LM1117-3.3 | SOT-223 | Low-Dropout Linear Regulator 3.3 Volt |
U3-U6 | SN74CBTD16210 | TSSOP-48 6.1x12.5mm_P0.5mm | 20-BIT FET Bus switch with level shifting, high-speed TTL-compatible. 74CBTD16210DGGR |
U7 | 74LVC1G07 | 5-TSSOP, SC-70-5, SOT-353 (2.0 mm × 1.25mm) | 74LVC1G07 |
U8 | Winslow PLCC-84 Plug | PLCC-84 Plug | Optionally use a DIY-plug (stacked PCBs) |
U9 | PLCC-84_TH_pin_holes | Agnus_TH_plug_pins | Pins that could be used with the DIY-plug rev1d PCBs for manual fitting, L8.7mm Aliexpress |
R1 | Resistor 4.7k or 10k Ω | 0603 | Pull-up resistor for PAL/NTSC selection for 8372 Agnus FPGA firmware/pinout |
R2 | Resistor 4.7k or 10k Ω | 0603 | Pull-up resistor for pin 41 (PAL/NTSC-selector for A500 Rev.6A/A2000/A3000-pinout) since A500 Rev.6A doesn't have pull-up on motherboard like A2000/A3000/A3000T have. Only needed for A500 Rev.6A. but doesn't hurt to populate anyway. |
RN1 | CAY16-103J4LF RES ARRAY 4 Resistors 10k Ω | 1206 | CAY16-103J4LF |
RN2 | CAY16-103J4LF RES ARRAY 4 Resistors 10k Ω | 1206 | --"-- |
C1-3 | Capacitor 10uF | 1206 | |
C4,C5,C8,C11 | Capacitor 1uF | 0805 | |
C6,C7,C9,C10 | Capacitor 0.1uF = 100nF | 0805 | |
C12-C19 | Capacitor 0.01uF = 10nF | 0603 | |
C20 | Capacitor 0.1uF = 100nF | 0603 | |
C21-C24 | Capacitor 0.01uF = 10nF | 0603 | |
JTAG | SMT Pin Header Male | SMT 2 x 5 Pin 2.0mm pitch |
This work is licensed under a Creative Commons Attribution-ShareAlike 4.0 International License.