Skip to content

jjjt-git/riscV-SoC

Repository files navigation

Risc-V SoC

aim

A simple RV-SoC designed for the digilent nexys a7. For further aims, see core-repo.

building

Makefile is designed for use with the f4pga-toolchain.

About

No description, website, or topics provided.

Resources

Stars

Watchers

Forks

Releases

No releases published

Packages

No packages published