logicircle / RISC-Core-on-FPGA-Arch2021 Public

forked from CHN-ChenYi/RISC-Core-on-FPGA-Arch2021

Notifications You must be signed in to change notification settings
Fork 0
Star 0

A course project for Computer Architecture Course at ZJU.

0 stars 7 forks Branches Tags Activity

Notifications

Name		Name	Last commit message	Last commit date
Latest commit History 2 Commits
Lab1-PipelinedRV32I		Lab1-PipelinedRV32I
Lab2-PreciseException		Lab2-PreciseException
Lab3-DynamicBranchPrediction		Lab3-DynamicBranchPrediction
Lab4-L1Cache		Lab4-L1Cache
Lab5-Scoreboard		Lab5-Scoreboard
README.md		README.md

Repository files navigation

RISC-Core-on-FPGA-Arch2021

A course project for Computer Architecture Course at ZJU.

About

A course project for Computer Architecture Course at ZJU.

Report repository

Releases

No releases published

Packages

No packages published

Languages

Verilog 96.5%
SystemVerilog 2.6%
Assembly 0.9%