[bazel] improve bitstream/verilator build cacheability #4505
Triggered via pull request
January 16, 2025 17:55
nbdd0121
Status
Failure
Total duration
5h 17m 42s
Artifacts
31
ci.yml
on: pull_request
Lint (quick)
3m 10s
Earl Grey for CW310 Hyperdebug
/
Build bitstream
1h 9m
Lint (slow)
11m 52s
Build documentation
5m 33s
Airgapped build
9m 41s
Verible lint
1m 12s
Run OTBN smoke Test
2m 33s
Run OTBN crypto tests
2m 44s
Verilated English Breakfast
7m 25s
Verilated Earl Grey
1h 12m
CW305's Bitstream
22m 28s
Build Docker Containers
2m 58s
Build and test software
13m 38s
CW310 ROM_EXT Tests
/
FPGA test
11m 32s
CW310 SiVal Tests
/
FPGA test
26m 26s
CW310 SiVal ROM_EXT Tests
/
FPGA test
43m 25s
CW310 Manufacturing Tests
/
FPGA test
34m 17s
CW340 Test ROM Tests
/
FPGA test
3m 6s
CW340 ROM Tests
/
FPGA test
40s
CW340 ROM_EXT Tests
/
FPGA test
6m 13s
CW340 SiVal Tests
/
FPGA test
17m 12s
CW340 SiVal ROM_EXT Tests
/
FPGA test
3m 57s
CW340 Manufacturing Tests
/
FPGA test
40m 53s
CW310 Test ROM Tests
/
FPGA test
3m 29s
CW310 ROM Tests
/
FPGA test
41m 18s
Cache bitstreams to GCP
0s
Verify FPGA jobs
23s
Annotations
12 errors
|
Lint (slow)
Countermeasure check failed.
|
|
Lint (slow)
Process completed with exit code 1.
|
|
Lint (slow)
Some target names have banned characters.
|
|
Lint (slow)
Process completed with exit code 1.
|
|
Lint (slow)
Process completed with exit code 1.
|
|
Lint (slow)
Countermeasure check failed.
|
|
Lint (slow)
Process completed with exit code 1.
|
|
Build and test software
Process completed with exit code 1.
|
|
bash.sw/device/tests/usbdev_deep_resume_test_fpga_cw310_sival_rom_ext.bash:
bash#L1
exited with error code 142
|
|
bash.sw/device/tests/sleep_pin_mio_dio_val_test_fpga_cw310_sival_rom_ext.bash:
bash#L1
exited with error code 142
|
|
bash.sw/device/tests/usbdev_deep_disconnect_test_fpga_cw310_sival_rom_ext.bash:
bash#L1
exited with error code 1
|
|
CW310 SiVal ROM_EXT Tests / FPGA test
Process completed with exit code 3.
|
Artifacts
Produced during runtime
| Name | Size | |
|---|---|---|
|
chip_englishbreakfast_cw305
|
1.39 MB |
|
|
execute_manuf_fpga_tests_cw310-targets
|
623 Bytes |
|
|
execute_manuf_fpga_tests_cw310-test-results
|
59.6 KB |
|
|
execute_manuf_fpga_tests_cw340-targets
|
594 Bytes |
|
|
execute_manuf_fpga_tests_cw340-test-results
|
56.4 KB |
|
|
execute_rom_ext_fpga_tests_cw310-targets
|
583 Bytes |
|
|
execute_rom_ext_fpga_tests_cw310-test-results
|
25.7 KB |
|
|
execute_rom_ext_fpga_tests_cw340-targets
|
437 Bytes |
|
|
execute_rom_ext_fpga_tests_cw340-test-results
|
7.25 KB |
|
|
execute_rom_fpga_tests_cw310-targets
|
1.76 KB |
|
|
execute_rom_fpga_tests_cw310-test-results
|
46.9 KB |
|
|
execute_rom_fpga_tests_cw340-targets
|
162 Bytes |
|
|
execute_rom_fpga_tests_cw340-test-results
|
201 Bytes |
|
|
execute_sival_fpga_tests_cw310-targets
|
784 Bytes |
|
|
execute_sival_fpga_tests_cw310-test-results
|
37.7 KB |
|
|
execute_sival_fpga_tests_cw340-targets
|
502 Bytes |
|
|
execute_sival_fpga_tests_cw340-test-results
|
39.3 KB |
|
|
execute_sival_rom_ext_fpga_tests_cw310-targets
|
2.27 KB |
|
|
execute_sival_rom_ext_fpga_tests_cw310-test-results
|
185 KB |
|
|
execute_sival_rom_ext_fpga_tests_cw340-targets
|
435 Bytes |
|
|
execute_sival_rom_ext_fpga_tests_cw340-test-results
|
17.3 KB |
|
|
execute_test_rom_fpga_tests_cw310-targets
|
326 Bytes |
|
|
execute_test_rom_fpga_tests_cw310-test-results
|
3.25 KB |
|
|
execute_test_rom_fpga_tests_cw340-targets
|
258 Bytes |
|
|
execute_test_rom_fpga_tests_cw340-test-results
|
43.8 KB |
|
|
partial-build-bin-chip_earlgrey_cw310
|
5.97 MB |
|
|
partial-build-bin-chip_earlgrey_cw310_hyperdebug
|
5.99 MB |
|
|
partial-build-bin-chip_earlgrey_cw340
|
9.92 MB |
|
|
sw_build_test-test-results
|
71.7 KB |
|
|
verilated_englishbreakfast
|
6.98 MB |
|
|
verilator_earlgrey-test-results
|
8.92 KB |
|