-
Notifications
You must be signed in to change notification settings - Fork 807
New issue
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
[dv,mem_bkdr_util] Memory back door specializations #26045
Conversation
There was a problem hiding this comment.
Choose a reason for hiding this comment
The reason will be displayed to describe this comment to others. Learn more.
This looks dramatically cleaner, thanks!
@Razer6: Since you're looking at this util at the same time, could you take a look at this? Will the interaction with your changes be reasonable? |
6aaf64c
to
907853b
Compare
Modify the mem_bkdr_util class to remove the specialized functionality for flash, ROM and SRAM and migrate these operations into extended classes. This is somewhat cleaner and more elegant, and also helps with Darjeeling since there is no flash controller in that design. Update block- and top-level DV environments to use the new classes and to remove explicit specializations for Rom access from `chip_sw_base_vseq.` Signed-off-by: Adrian Lees <[email protected]>
907853b
to
d9b8f3d
Compare
Looks good to me. I only have a small conflict I need to rebase. Go for it! |
There was a problem hiding this comment.
Choose a reason for hiding this comment
The reason will be displayed to describe this comment to others. Learn more.
Thanks! I like the way were moving stuff from the preprocessor to the language itself :-)
Modify the mem_bkdr_util class to migrate the specialized functionality for flash, ROM and SRAM into extended classes.
This is somewhat cleaner and more elegant, and also helps with Darjeeling since there is no flash controller in that design.
Update block- and top-level DV environments to use the new classes and to remove explicit specializations for Rom access from
chip_sw_base_vseq.
This PR has been tested by running a number of top_earlgrey chip simulations, rom_ctrl block-level tests and sram_ctrl block-level tests, but do please consider whether other uses may have been overlooked.