Hi, I am an electronics undergraduate interested in FPGAs , Digital logic design machine learning with FPGAs and Computer Architecture.
-
NIT Warangal
- Warangal
-
23:19
(UTC +05:30) - in/prakashsharma059
Popular repositories Loading
-
Project_Vending_Machine_Using_VerilogHDL
Project_Vending_Machine_Using_VerilogHDL PublicThis is a project I did during my Digital Design Course
Verilog 5
-
Traffic-Light-Controller
Traffic-Light-Controller PublicAn Algorithmic State Machine (ASM) based traffic light controller for a road crossing of ExpressWay and LocalWay
Verilog
-
FIFO-Buffer-HDL-Implementation
FIFO-Buffer-HDL-Implementation PublicCircular Queue implementation of FIFO Buffer in Verilog
Verilog
-
Simple-RISC-Processor-Implementation
Simple-RISC-Processor-Implementation PublicAn implementation of a Simple RISC Processor based on the design from the book "Basic Computer Architecture" by Dr. Smruti Ranjan Sarangi, IIT Delhi.
Verilog
Something went wrong, please refresh the page to try again.
If the problem persists, check the GitHub status page or contact support.
If the problem persists, check the GitHub status page or contact support.