Skip to content
View maverick-sp's full-sized avatar

Block or report maverick-sp

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. Project_Vending_Machine_Using_VerilogHDL Project_Vending_Machine_Using_VerilogHDL Public

    This is a project I did during my Digital Design Course

    Verilog 5

  2. Traffic-Light-Controller Traffic-Light-Controller Public

    An Algorithmic State Machine (ASM) based traffic light controller for a road crossing of ExpressWay and LocalWay

    Verilog

  3. FIFO-Buffer-HDL-Implementation FIFO-Buffer-HDL-Implementation Public

    Circular Queue implementation of FIFO Buffer in Verilog

    Verilog

  4. Simple-RISC-Processor-Implementation Simple-RISC-Processor-Implementation Public

    An implementation of a Simple RISC Processor based on the design from the book "Basic Computer Architecture" by Dr. Smruti Ranjan Sarangi, IIT Delhi.

    Verilog