Skip to content
View naqashnvd's full-sized avatar
😀
😀

Block or report naqashnvd

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. RISC-V RISC-V Public

    Implementation of RV32IF using verilog HDL and tested on Altera DE1 board

    VHDL 3

  2. Verilog Verilog Public

    Verilog HDL labs implemented on Altera DE1 board

    Verilog 2

  3. Matric_Multiplication_Cuda Matric_Multiplication_Cuda Public

    Cuda 2

  4. Booth_Algorithm_vhdl Booth_Algorithm_vhdl Public

    Implementation of Booth Algorithm in VHDL.

    VHDL 2

  5. RSSIreader_java_AndroidStudio RSSIreader_java_AndroidStudio Public

    Simple Android Application written in java to read and display the received signal strength indicator (RSSI) of specified Wifi network.

    Java 1

  6. Spi_slave_vhdl Spi_slave_vhdl Public

    Compilation of VHDL codes.

    VHDL 1