Skip to content

Added illegal instruction exception decoding on unused Imm6 bits for some SIMD instructions. #450

Added illegal instruction exception decoding on unused Imm6 bits for some SIMD instructions.

Added illegal instruction exception decoding on unused Imm6 bits for some SIMD instructions. #450

Annotations

2 warnings

Format Verilog Sources

succeeded Apr 18, 2024 in 14s